Open64 (mfef90, whirl2f, and IR tools)
TAG: version-openad; SVN changeset: 916
|
00001 /* 00002 00003 Copyright (C) 2000, 2001 Silicon Graphics, Inc. All Rights Reserved. 00004 00005 This program is free software; you can redistribute it and/or modify it 00006 under the terms of version 2 of the GNU General Public License as 00007 published by the Free Software Foundation. 00008 00009 This program is distributed in the hope that it would be useful, but 00010 WITHOUT ANY WARRANTY; without even the implied warranty of 00011 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 00012 00013 Further, this software is distributed without any warranty that it is 00014 free of the rightful claim of any third person regarding infringement 00015 or the like. Any license provided herein, whether implied or 00016 otherwise, applies only to this software file. Patent licenses, if 00017 any, provided herein do not apply to combinations of this program with 00018 other software, or any other product whatsoever. 00019 00020 You should have received a copy of the GNU General Public License along 00021 with this program; if not, write the Free Software Foundation, Inc., 59 00022 Temple Place - Suite 330, Boston MA 02111-1307, USA. 00023 00024 Contact information: Silicon Graphics, Inc., 1600 Amphitheatre Pky, 00025 Mountain View, CA 94043, or: 00026 00027 http://www.sgi.com 00028 00029 For further information regarding this notice, see: 00030 00031 http://oss.sgi.com/projects/GenInfo/NoticeExplan 00032 00033 */ 00034 00035 00036 /* ==================================================================== 00037 * ==================================================================== 00038 * 00039 * 00040 * Synopsis: 00041 * 00042 * Miscellaneous resource related functions. 00043 * 00044 * Interface Description: 00045 * 00046 * Exported functions: 00047 * 00048 * INT TI_RES_Cycle_Count( 00049 * TOP opcode 00050 * ) 00051 * 00052 * How many consecutive cycles are affected by 'opcode's 00053 * resources? 00054 * 00055 * BOOL TI_RES_Can_Dual_Issue( 00056 * TOP opcode1 00057 * TOP opcode2 00058 * ) 00059 * 00060 * Can the two specified instructions issue in the 00061 * same cycle? (ignoring register constraints) 00062 * 00063 * ==================================================================== 00064 * ==================================================================== 00065 */ 00066 00067 #ifndef ti_res_INCLUDED 00068 #define ti_res_INCLUDED 00069 00070 #include "topcode.h" 00071 #include "ti_si.h" 00072 00073 #ifdef __cplusplus 00074 extern "C" { 00075 #endif 00076 00077 #ifdef _KEEP_RCS_ID 00078 #endif /* _KEEP_RCS_ID */ 00079 00080 inline INT TI_RES_Cycle_Count(TOP opcode) 00081 { 00082 return SI_RR_Length(TSI_Resource_Requirement(opcode)); 00083 } 00084 00085 extern BOOL TI_RES_Can_Dual_Issue(TOP opcode1, TOP opcode2); 00086 00087 #ifdef __cplusplus 00088 } 00089 #endif 00090 #endif /* ti_res_INCLUDED */