The Fourth International Workshop on
Accelerators and Hybrid Exascale Systems (AsHES)

Join us on May 19th, 2014 in Phoenix, USA
To be held in conjunction with
IPDPS 2014: IEEE International Parallel and Distributed Processing Symposium

• HOME
• ORGANIZERS
• CALL FOR PAPERS
• REGISTRATION
• PROGRAM
• SUBMISSION
• CONTACT US

As we look beyond the petascale era, accelerator and heterogeneous architectures are expected to play a preeminent role in architecting the largest systems in the world. Future systems may not only offer accelerators (e.g. GPU, MIC, FPGA) and hybrid processors of both lightweight and heavyweight cores (e.g APU, big.LITTLE), but also may use hybrid memory systems equipped with stacked memory and non-volatile memory in addition to regular DRAM. While there is significant interest in these architectures, much of it is an artifact of the hype associated with them. This workshop focuses on understanding the implications of accelerators and heterogeneous designs on the hardware systems, applications, and programming environments of future systems. It seeks to ground accelerator research through studies of application kernels or whole applications on such systems, as well as tools and libraries that improve the performance and productivity of applications on these systems.

The goal of this workshop is to bring together researchers and practitioners who are involved in application studies for accelerators and other heterogeneous systems, to learn the opportunities and challenges in future design trends for HPC applications and systems.

We are soliciting contributions in areas including but not limited to:

• Strategies for application behavior characterization and performance optimization for accelerators;
• Techniques for optimizing kernels for execution on GPU, MIC, and future heterogeneous platforms;
• Models of application performance on heterogeneous HPC systems;
• Implications of workload characterization in heterogeneous architecture design;
• Benchmarking and performance evaluation for accelerators;
• Tools and techniques to assist application development for accelerators and heterogeneous processors;
• System software techniques to abstract application domain-specific functionalities for accelerators.

The proceedings of this workshop will be published electronically together with with IPDPS proceedings via the IEEE Xplore Digital Library.

Submitted manuscripts may not exceed 8 single-spaced double-column pages using 10-point size font on 8.5x11 inch pages (IEEE conference style), including figures, tables, and references. See the style templates for latex or word for details.

Submissions will be judged based on relevance, significance, originality, correctness and clarity.

Submissions can be made at this link.

The best papers of AsHES 2014 will be included in a Special Issue on Applications for the Heterogeneous Computing Era of the International Journal of High Performance Computing Applications (Link to past Speical Issues).

Paper Submission: Jan. 14, 2014 Jan. 16, 2014 (Anywhere on Earth)

Author Notification: Feb. 27, 2014

Camera-Ready Deadline: Mar. 10, 2014