The Seventh International Workshop on
Accelerators and Hybrid Exascale Systems
Join us on May 29th, 2017
Buena Vista Palace Hotel, Orlando, Florida, USA
To be held in conjunction with
31st IEEE International Parallel and Distributed Processing Symposium
DESCRIPTION OF THE WORKSHOP
Current and emerging systems are deployed with heterogeneous architectures and accelerators of more than one type e.g. GPGPU, Intel® Xeon PhiT, FPGA along with hybrid processors of both lightweight and heavyweight cores (e.g APU, big.LITTLE). Such architectures also comprise of hybrid memory systems equipped with stacked/hierarchical memory and non-volatile memory in addition to regular DRAM. Programming such a system can be a real challenge along with locality, scheduling, load balancing, concurrency and so on.
This workshop focuses on understanding the implications of accelerators and heterogeneous designs on the hardware systems, porting applications, performing compiler optimizations, and developing programming environments for current and emerging systems. It seeks to ground accelerator research through studies of application kernels or whole applications on such systems, as well as tools and libraries that improve the performance and productivity of applications on these systems.
The goal of this workshop is to bring together researchers and practitioners who are involved in application studies for accelerators and other heterogeneous systems, to learn the opportunities and challenges in future design trends for HPC applications and systems.
Paper Submission: Jan. 13, 2017 AoE
FINAL DEADLINE EXTENSION - Paper Submission: Jan. 20, 2017 AoE
Paper Notification: Feb. 15, 2017 AoE
Camera-Ready Papers Due: Feb. 25, 2017 AoE
Journal Special Issue
The best papers of AsHES 2017 will be invited to a Special Issue on Topics on Heterogeneous Computing of the Elsevier International Journal on Parallel Computing (PARCO)
Copyright © ASHES. All rights reserved.